Sunday, June 24, 2018
Publication Date: 07/1/2012
Archive >  July 2012 Issue >  Electronic Mfg. Products > 

DfR Releases Sherlock V2.4 for Cost-Effective Production
College Park, MD — DfR Solutions has released V2.4 of its Automated Design Analysis software, Sherlock. This is the first-of-its-kind Automated Design Analysis software for analyzing, grading, and certifying the expected reliability of products at the circuit card assembly level.

The new Sherlock release incorporates several improvements along with client-requested enhancements. An improved parts database enables the user to build and continuously update the local database in real time, automating the data input process and greatly accelerating time to project completion. In addition, two new modules are available to customers, DFMEA and ICT.

The Sherlock DFMEA module modernizes component-level Design Failure Mode Effects Analysis by automating the laborious process of entering in all pin-to-pin interactions. Through a combination of intelligent parsing of design files, including net lists and bill of materials, and DfR's internal reliability knowledge, DFMEA spreadsheets with thousands of lines can be generated in a matter of seconds, allowing the design and reliability teams time to focus on the most important aspects of this reliability assurance activity. The module is also fully compliant with AIAG and SAEJ1739 standards for DFMEA.

Bed of Nails test fixtures can damage components during In Circuit Testing (ICT) by inducing an excessive amount of flexure. This is especially true for large, complex assemblies that use Pb-free materials. The electronics industry has experienced widespread pad cratering, cracked ceramic capacitors, and broken ball grid arrays (BGAs) because of a failure to identify a rapid, low-cost solution to this problem.

Sherlock, through its ability to simulate the combination of design and manufacturing stresses, significantly improves upon the current industry trial and error process. Precise deflections and strains caused by non-optimized ICT fixture and support can be identified in minutes and mitigated or eliminated before the first prototype is built. This advanced functionality can be used by all levels of engineering and management and allows for tradeoff analyses, saving costly board damage and redesign.

Contact: DfR Solutions, 5110 Roanoke Place, Suite 101, College Park, MD 20740 301-474-0607 fax: 240-757-0083 Web:

search login